

# PAL20R8 Family

**20L8, 20R8  
20R6, 20R4**

## Features/Benefits

- Standard 24-pin architectures
- TTL and CMOS versions
- High speed, as fast as 15 ns tPD for PAL20R8B Series
- Low power, as low as zero standby for PALC20R8Z Series
- Security fuse/cell on all devices

## Description

The PAL20R8 Series consists of four devices, each with twenty array inputs and eight outputs. The devices have either 0, 4, 6, or 8 registered outputs, with the remaining being combinatorial.

The PAL device transfer function is the familiar Boolean sum of products. The PAL device consists of a programmable AND array driving a fixed OR array. Product terms with all bits programmed (disconnected) assume the logical high state, and product terms with both true and complement of any signal connected assume the logical low state.

## Variable Input/Output Pin Ratio

The registered devices have twelve dedicated input lines, and each combinatorial output is an I/O pin. The combinatorial device has fourteen dedicated input lines, and only six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied directly to VCC or GND.

## Programmable Three-State Outputs

Each output has a three-state output buffer with programmable three-state control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any combination of device inputs or output feedback. The output provides a bidirectional I/O pin in the combinatorial configuration, and may be configured as a dedicated input if the buffer is always disabled.

## Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flip-flops which are loaded on the low-to-high transition of the clock input.

## Polarity

All outputs are active low.

## Performance

Several speed/power versions are available.

SUFFIX	t <sub>PD</sub> (ns)	I <sub>CC</sub> (mA)
B	15	210
B-2	25	105
A	25	210
A-2	35	105
Z-35	35	0.1
Z-45	45	0.1

## Preload and Power-Up Reset

The B-2 and CMOS Series offer register preload for device testability. The registers can be preloaded from the outputs by using super-voltages (see waveforms at end of section) in order to simplify functional testing. The B-2 Series also offers Power-Up Reset, whereby the registers power up to a logic LOW, setting the active-low outputs to a logic HIGH.

## Packages

The commercial PAL20R8 Series is available in the plastic SKINNYDIP (NS) and ceramic SKINNYDIP (JS) packages. The PAL20R8B/A/A-2 Series is available in the plastic lead chip carrier with no-connects on 4, 8, 11, and 19 (NL), while the PAL20R8B-2/Z-35/Z-45 Series is available in the plastic lead chip carrier with no-connects on 1, 8, 15, and 22 (FN). The PALC20R8Z-35/45 Series is also available in the ceramic windowed SKINNYDIP (QS) package.

## Package Drawings

(refer to PAL Device Package Outlines, page 3-179)

## PAL20R8 Series


DEVICE	DEDICATED INPUTS	OUTPUTS	
		COMBINATORIAL	REGISTERED
PAL20L8	12	8 (6 I/O)	0
PAL20R8	10	0	8
PAL20R6	10	2 I/O	6
PAL20R4	10	4 I/O	4

10294A  
JANUARY 1988


**PAL20R8 Series**  
**20L8, 20R8, 20R6, 20R4**

**DIP Pinouts**


20L8A/A-2/B/B-2/Z-35/Z-45




20R8A/A-2/B/B-2/Z-35/Z-45



20R6A/A-2/B/B-2/Z-35/Z-45




20R4A/A-2/B/B-2/Z-35/Z-45




**PLCC Pinouts (NL)**

20L8A/A-2/B




20R8A/A-2/B




5

20R6A/A-2/B




20R4A/A-2/B




**PAL20R8 Series**  
**20L8, 20R8, 20R6, 20R4**

**PLCC Pinouts (FN)**


**PAL20L8B-2/Z-35/Z-45**




**PAL20R8B-2/Z-35/Z-45**



**PAL20R6B-2/Z-35/Z-45**



**PAL20R4B-2/Z-35/Z-45**



**Ordering Information — Newer Products**

**PALC20R8Z-35 C QS STD**

PROGRAMMABLE ARRAY LOGIC	PROCESSING STD = Standard XXXX = Other
TECHNOLOGY None = Bipolar C = CMOS	PACKAGE NS = Plastic SKINNYDIP
NUMBER OF ARRAY INPUTS	J8 = Ceramic SKINNYDIP
OUTPUT TYPE R = Registered L = Active Low Combinatorial	QS = Windowed SKINNYDIP (CMOS Only)
NUMBER OF OUTPUTS	FN = Plastic Leaded Chip Carrier
POWER None = Standard Z = Zero Standby Power	SG = Small-Outline Gull-wing
SPEED (IPD)	OPERATING CONDITIONS C = Commercial I = Industrial (CMOS Only)

**Ordering Information — Older Products**

**PAL20R8B-2 C NS STD**

PROGRAMMABLE ARRAY LOGIC	PROCESSING STD = Standard XXXX = Other
NUMBER OF ARRAY INPUTS	PACKAGE NS = Plastic DIP
OUTPUT TYPE R = Registered L = Active Low Combinatorial	JS = Ceramic DIP
NUMBER OF OUTPUTS	NL = Plastic Leaded Chip Carrier
SPEED A = High Speed B = Very High Speed	FN = Plastic Leaded Chip Carrier (with Center No-connects) (PAL20R8B-2 Series Only)
POWER None = Standard -2 = Half Power	SG = Small-Outline Gull-wing
OPERATING CONDITIONS C = Commercial	

**PAL20R8B Series**  
**20L8B, 20R8B, 20R6B, 20R4B**

### Absolute Maximum Ratings

		Operating	Programming
Supply voltage V <sub>CC</sub>	.....	-0.5 V to 7.0 V	-0.5 V to 12.0 V
Input voltage	.....	-1.5 V to 5.5 V	-1.0 V to 22.0 V
Off-state output voltage	.....	5.5 V	12.0 V
Storage temperature	.....		-65°C to +150°C

### Operating Conditions

SYMBOL	PARAMETER	COMMERCIAL <sup>1</sup> MIN TYP MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75 5 5.25	V
t <sub>w</sub>	Width of clock	Low	10 6
		High	12 8
t <sub>su</sub>	Set up time from input or feedback to clock	20R8B, 20R6B, 20R4B	15 10
t <sub>h</sub>	Hold time	0 -10	ns
T <sub>A</sub>	Operating free-air temperature	0 25 75	°C

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IL</sub> <sup>2</sup>	Low-level input voltage				0.8	V
V <sub>IH</sub> <sup>2</sup>	High-level input voltage			2		V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA		-0.8 -1.5	V
I <sub>IL</sub> <sup>3</sup>	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4 V		-0.02 -0.25	mA
I <sub>IH</sub> <sup>3</sup>	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4 V		25	μA
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V		100	μA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 24 mA		0.3 0.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -3.2 mA	2.4 2.8		V
I <sub>OZL</sub> <sup>3</sup>	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4 V		-100	μA
I <sub>OZH</sub> <sup>3</sup>			V <sub>O</sub> = 2.4 V		100	μA
I <sub>OS</sub> <sup>4</sup>	Output short-circuit current	V <sub>CC</sub> = 5 V	V <sub>O</sub> = 0 V	-30 -70 -130	mA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX		140 210	mA	

5

### Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Input or feedback to output	20L8B, 20R6B, 20R4B  R <sub>1</sub> = 200 Ω R <sub>2</sub> = 390 Ω	12	15	ns	
t <sub>CLK</sub>	Clock to output or feedback except 20L8B		8	12	ns	
t <sub>PZX</sub>	Pin 13 to output enable except 20L8B		10	15	ns	
t <sub>PXZ</sub>	Pin 13 to output disable except 20L8B		8	12	ns	
t <sub>EA</sub>	Input to output enable		12	18	ns	
t <sub>ER</sub>	Input to output disable		12	15	ns	
f <sub>MAX</sub>	Maximum frequency	External	37	40		MHz
		No feedback	45	50		

- The PAL20R8B Series is designed to operate over the full military operating conditions. For availability and specifications, contact Monolithic Memories.
- These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- No more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

**PAL20R8B-2 Series**  
**20L8B-2, 20R8B-2, 20R6B-2, 20R4B-2**

---

### Absolute Maximum Ratings

	Operating	Programming
Supply voltage V <sub>CC</sub>	-0.5 V to 7.0 V	-0.5 V to 12.0 V
Input voltage	-1.5 V to 5.5 V	-1.0 V to 22.0 V
Off-state output voltage	5.5 V	12.0 V
Storage temperature		-65°C to +150°C

### Operating Conditions

SYMBOL	PARAMETER	COMMERCIAL <sup>1</sup>			UNIT
		MIN	TYP	MAX	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
t <sub>w</sub>	Width of clock	15	10		ns
		15	10		
t <sub>su</sub>	Setup time from input or feedback to clock	25	15		ns
		0	-10		
T <sub>A</sub>	Operating free-air temperature	0	25	75	°C

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
V <sub>IL</sub> <sup>2</sup>	Low-level input voltage						0.8	V
V <sub>IH</sub> <sup>2</sup>	High-level input voltage					2		V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA			-0.8	-1.5	V
I <sub>IL</sub> <sup>3</sup>	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4 V			-0.02	-0.25	mA
I <sub>IH</sub> <sup>3</sup>	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4 V			25		μA
I <sub>I</sub>	Maximum input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V			100		μA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 24 mA			0.3	0.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN	I <sub>OH</sub> = -3.2 mA		2.4	3.4		V
I <sub>OZL</sub> <sup>3</sup>	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4 V			-100		μA
			V <sub>O</sub> = 2.4 V			100		μA
I <sub>OS</sub> <sup>4</sup>	Output short-circuit current	V <sub>CC</sub> = 5 V	V <sub>O</sub> = 0 V		-30	-70	-130	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX				80	105	mA
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 2.0 V at f = 1 MHz				6		pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 2.0 V at f = 1 MHz				9		pF

Notes 1 The PAL20R8B-2 Series is designed to operate over the full military operating conditions. For availability and specifications, contact Monolithic Memories.

2 These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise.  
Do not attempt to test these values without suitable equipment.

3 I<sub>O</sub> pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).

4 No more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

**PAL20R8B-2 Series**  
**20L8B-2, 20R8B-2, 20R6B-2, 20R4B-2**

---

**Switching Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	COMMERCIAL <sup>1</sup>			UNIT
			MIN	TYP	MAX	
t <sub>PD</sub>	Input or feedback to output 20L8B-2, 20R6B-2, 20R4B-2	$R_1 = 200 \Omega$ $R_2 = 390 \Omega$		15	25	ns
t <sub>CLK</sub>	Clock to output or feedback			10	15	ns
t <sub>PZX</sub>	Pin 13 to output enable			10	20	ns
t <sub>PXZ</sub>	Pin 13 to output disable			11	20	ns
t <sub>EA</sub>	Input to output enable			10	25	ns
t <sub>ER</sub>	Input to output disable			13	25	ns
f <sub>MAX</sub>	Maximum frequency 20R8B-2, 20R6B-2, 20R4B-2	External	25	30		MHz
		Internal	28.5	35		
		No feedback	33.3	40		

**PAL20R8A Series**  
**20L8A, 20R8A, 20R6A, 20R4A**

**Absolute Maximum Ratings**

	Operating	Programming
Supply voltage $V_{CC}$	-0.5 V to 7.0 V	-0.5 V to 12.0 V
Input voltage	-1.5 V to 5.5 V	-1.0 V to 22.0 V
Off-state output voltage	5.5 V	12.0 V
Storage temperature		-65°C to +150°C

**Operating Conditions**

SYMBOL	PARAMETER	COMMERCIAL			UNIT
		MIN	TYP	MAX	
$V_{CC}$	Supply voltage	4.75	5	5.25	V
$t_w$	Width of clock	Low	15	7	ns
		High	15	7	
$t_{SU}$	Set up time from input or feedback to clock	20R8A, 20R6A, 20R4A	25	15	ns
$t_h$	Hold time	0	-10		ns
$T_A$	Operating free-air temperature	0	25	75	°C

**Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{IL}^1$	Low-level input voltage				0.8		V
$V_{IH}^1$	High-level input voltage			2			V
$V_{IC}$	Input clamp voltage	$V_{CC} = \text{MIN}$	$I_I = -18 \text{ mA}$		-0.8	-1.5	V
$I_{IL}^2$	Low-level input current	$V_{CC} = \text{MAX}$	$V_I = 0.4 \text{ V}$		-0.02	-0.25	mA
$I_{IH}^2$	High-level input current	$V_{CC} = \text{MAX}$	$V_I = 2.4 \text{ V}$		25		μA
$I_I$	Maximum input current	$V_{CC} = \text{MAX}$	$V_I = 5.5 \text{ V}$		100		μA
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$	$I_{OL} = 24 \text{ mA}$		0.3	0.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$	$I_{OH} = -3.2 \text{ mA}$	2.4	2.8		V
$I_{OZL}^2$	Off-state output current	$V_{CC} = \text{MAX}$	$V_O = 0.4 \text{ V}$			-100	μA
			$V_O = 2.4 \text{ V}$			100	μA
$I_{OS}^3$	Output short-circuit current	$V_{CC} = 5 \text{ V}$	$V_O = 0 \text{ V}$	-30	-90	-130	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$			160	210	mA

1 These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

2 I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).

3 No more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

**PAL20R8A Series**  
**20L8A, 20R8A, 20R6A, 20R4A**

**Switching Characteristics** Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Input or feedback to output	20L8A, 20R6A, 20R4A	$R_1 = 200 \Omega$ $R_2 = 390 \Omega$	15	25	ns	
t <sub>CLK</sub>	Clock to output or feedback			10	15	ns	
t <sub>CF</sub>	Clock to feedback			8	10	ns	
t <sub>PZX</sub>	Pin 13 to output enable except 20L8A			10	20	ns	
t <sub>PXZ</sub>	Pin 13 to output disable except 20L8A			11	20	ns	
t <sub>EA</sub>	Input to output enable	20L8A, 20R6A, 20R4A		10	25	ns	
t <sub>ER</sub>	Input to output disable	20L8A, 20R6A, 20R4A		13	25	ns	
f <sub>MAX</sub>	Maximum frequency	External		25	40		MHz
		Internal		28.5	43		
		No feedback		33	71		

**PAL20R8A-2 Series**  
**20L8A-2, 20R8A-2, 20R6A-2, 20R4A-2**

---

### Absolute Maximum Ratings

	Operating	Programming
Supply voltage $V_{CC}$	-0.5 V to 7.0 V	-0.5 V to 12.0 V
Input voltage	-1.5 V to 5.5 V	-1.0 V to 22.0 V
Off-state output voltage	5.5 V	12.0 V
Storage temperature		-65°C to +150°C

### Operating Conditions

SYMBOL	PARAMETER	COMMERCIAL <sup>1</sup>			UNIT
		MIN	TYP	MAX	
$V_{CC}$	Supply voltage	4.75	5	5.25	V
$t_w$	Width of clock	Low	25	10	ns
		High	25	10	
$t_{su}$	Set up time from input or feedback to clock	20R8A-2, 20R6A-2, 20R4A-2			ns
$t_h$	Hold time	0	-15		ns
$T_A$	Operating free-air temperature	0	25	75	°C

### Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{IL}^2$	Low-level input voltage					0.8	V
$V_{IH}^2$	High-level input voltage			2			V
$V_{IC}$	Input clamp voltage	$V_{CC} = \text{MIN}$	$I_I = -18 \text{ mA}$		-0.8	-1.5	V
$I_{IL}^3$	Low-level input current	$V_{CC} = \text{MAX}$	$V_I = 0.4 \text{ V}$		-0.02	-0.25	mA
$I_{IH}^3$	High-level input current	$V_{CC} = \text{MAX}$	$V_I = 2.4 \text{ V}$		25		μA
$I_I$	Maximum input current	$V_{CC} = \text{MAX}$	$V_I = 5.5 \text{ V}$		100		μA
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$	$I_{OL} = 24 \text{ mA}$	0.3	0.5		V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$	$I_{OH} = -3.2 \text{ mA}$	2.4	2.8		V
$I_{OZL}^3$	Off-state output current	$V_{CC} = \text{MAX}$	$V_O = 0.4 \text{ V}$			-100	μA
			$V_O = 2.4 \text{ V}$			100	μA
$I_{OS}^4$	Output short-circuit current	$V_{CC} = 5 \text{ V}$	$V_O = 0 \text{ V}$	-30	-70	-130	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$			80	105	mA

- The PAL20R8A-2 Series is designed to operate over the full military operating conditions. For availability and specifications, contact Monolithic Memories.
- These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ )
- No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.








**PAL20R8A-2 Series**  
**20L8A-2, 20R8A-2, 20R6A-2, 20R4A-2**

---

**Switching Characteristics Over Operating Conditions**

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Input or feedback to output	20L8A-2, 20R6A-2, 20R4A-2	Commercial R <sub>1</sub> = 200 Ω R <sub>2</sub> = 390 Ω	25	35	ns	
t <sub>CLK</sub>	Clock to output or feedback except 20L8A-2			15	25	ns	
t <sub>PZX</sub>	Pin 13 to output enable except 20L8A-2			15	25	ns	
t <sub>PXZ</sub>	Pin 13 to output disable except 20L8A-2			15	25	ns	
t <sub>EA</sub>	Input to output enable	20L8A-2, 20R6A-2, 20R4A-2		25	35	ns	
t <sub>ER</sub>	Input to output disable	20L8A-2, 20R6A-2, 20R4A-2		25	35	ns	
t <sub>MAX</sub>	Maximum frequency	External		16	25		MHz
		No feedback		20	50		

## Switching Waveforms



Notes

1.  $V_T = 1.5\text{ V}$
2. Input pulse amplitude 0 V to 3.0 V
3. Input rise and fall times 2-5 ns typical

## Switching Test Load

(refer to page 5-164)

## Programmers/Development Systems

(refer to Programmer Reference Guide, page 3-81)

## Register Preload Waveform

(refer to page 5-164)

## Key to Timing Diagrams

WAVEFORM	INPUTS	OUTPUTS
	DON'T CARE: CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	NOT APPLICABLE	CENTER LINE IS HIGH IMPEDANCE STATE
	MUST BE STEADY	WILL BE STEADY

## Power-Up Reset Waveform

(refer to page 5-164)

## Schematic of Inputs and Outputs

(refer to page 5-164)

# CMOS PALC20R8Z-35/45 Series

## Absolute Maximum Ratings

Supply voltage $V_{CC}$	.....	-0.5 V to 7.0 V
DC input voltage, $V_I$	.....	-0.5 V to $V_{CC}$ +0.5 V
DC output voltage, $V_O$	.....	-0.5 V to $V_{CC}$ +0.5 V
DC output source/sink current per output pin, $I_O$	.....	±35 mA
DC $V_{CC}$ or ground current, $I_{CC}$ or $I_{GND}$	.....	±100 mA
Input diode current, $I_{IK}$ :		
$V_I < 0$	.....	-20 mA
$V_I > V_{CC}$	.....	+20 mA
Output diode current, $I_{OK}$ :		
$V_O < 0$	.....	-20 mA
$V_O > V_{CC}$	.....	+20 mA
Storage temperature	.....	-65°C to 150°C
Static discharge voltage	.....	>2001 V
Latchup current	.....	>100 mA

## Operating Conditions

SYMBOL	PARAMETER	INDUSTRIAL <sup>1</sup>			COMMERCIAL			UNIT			
		-50 MIN	TYP	MAX	-40 MIN	TYP	MAX				
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	V
$t_W$	Width of clock	15	10		15	10		15	10		ns
$t_{SU}$	Setup time from input or feedback to clock	20R8 20R6 20R4	45	30	35	25		40	30		ns
$t_h$	Hold time		0	-15	0	-15		0	-15		ns
$T_A$	Operating free-air temperature	-40	25	85	-40	25	85	0	25	75	°C

## Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{IL}^2$	Low-level input voltage			0	0.8		V
$V_{IH}^2$	High-level input voltage			2		$V_{CC}$	V
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}$		$V_I = \text{GND}$		-1	$\mu\text{A}$
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}$		$V_I = V_{CC}$		1	$\mu\text{A}$
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$	$I_{OL} = 8 \text{ mA}$		0.25	0.45	V
		$V_{CC} = 5 \text{ V}$	$I_{OL} = 1 \mu\text{A}$			0.05	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$	$I_{OH} = -6 \text{ mA}^3$		3.76	4.1	V
		$V_{CC} = 5 \text{ V}$	$I_{OH} = -1 \mu\text{A}$		4.95		
$I_{OZL}$	Off-state output current	$V_O = \text{GND}$			0	-10	$\mu\text{A}$
$I_{OZH}$		$V_O = V_{CC}$			0	10	$\mu\text{A}$
$I_{CC}$	Standby supply current <sup>4</sup>	$I_O = 0 \text{ mA}, V_I = \text{GND or } V_{CC}$			0	100	$\mu\text{A}$
	Operating supply current <sup>5</sup>	$f = 1 \text{ MHz}$	$I_O = 0 \text{ mA}, V_I = \text{GND or } V_{CC}$		7	10	mA
$C_{IN}$	Input capacitance <sup>8</sup>	$V_{IN} = 2.0 \text{ V at } f = 1 \text{ MHz}$			6		pF
$C_{OUT}$	Output capacitance <sup>8</sup>	$V_{OUT} = 2.0 \text{ V at } f = 1 \text{ MHz}$			9		pF

5

# CMOS PALC20R8Z-35/45 Series

## Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER <sup>7</sup>	INDUSTRIAL			COMMERCIAL			UNIT
		-50 MIN TYP MAX	-40 MIN TYP MAX	-45 MIN TYP MAX	-35 MIN TYP MAX			
t <sub>PD</sub>	Input or feedback to output 20L8, 20R6, 20R4	45 20L8	50 20R6	35 20R4	40 20L8	45 20R6	30 20R4	ns
t <sub>CLK</sub>	Clock to output or feedback	20R8 20R6 20R4	20 25	15 20	20 25	15 20	15 20	ns
t <sub>PZX</sub>	Pin 13 (DIP) to output enable	20L8 20R6 20R4	20 25	15 20	20 25	15 20	15 20	ns
t <sub>PXZ</sub>	Pin 13 (DIP) to output disable	20R4						
t <sub>EA</sub> <sup>6</sup>	Input to output enable	20R8 20R6 20R4	45 50	35 40	40 45	30 35	30 35	ns
t <sub>ER</sub> <sup>6</sup>	Input to output disable	20R4						
f <sub>MAX</sub>	Maximum frequency	External feedback (1/t <sub>su</sub> +t <sub>CLK</sub> )	14.2 20	18.1 25	15.3 20	20 25		MHz

1. The PALC20R8Z Series is designed to operate over the full military operating conditions. For availability and specifications, contact Monolithic Memories.

2. These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise.  
Do not attempt to test these values without suitable equipment.

3. JEDEC standard no. 7 for high-speed CMOS devices.

6. Equivalent function to t<sub>PZX</sub>/t<sub>PXZ</sub> but using product term control


4. Disabled output pins = V<sub>CC</sub> or GND.

7. Test conditions (see Test Load) R<sub>1</sub> = 440 Ω, R<sub>2</sub> = 190 Ω

5. Frequency of any input or clock. See graph page 5

8. Sampled but not 100% tested.


**Switching Test Load  
-PALC20R8Z Series**



SPECIFICATION	SWITCH S1	C <sub>L</sub>	MEASURED OUTPUT VALUE
t <sub>PD</sub> , t <sub>CLK</sub>	Closed	50 pF	1.5 V
t <sub>PZX</sub> , t <sub>EA</sub>	Z->H: closed Z->L: closed	50 pF	2.0 V 0.8 V
t <sub>PXZ</sub> , t <sub>ER</sub>	H->Z: closed L->Z: closed	5 pF	H->Z: V <sub>OH</sub> -0.5 V L->Z: V <sub>OL</sub> +0.5 V

**I<sub>CC</sub> vs. Frequency-PALC20R8Z Series**

Typical: V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C




5

## Output Register PRELOAD

### -PALC20R8Z Series

The PRELOAD function allows the register to be loaded from data placed on the output pins. This feature aids functional testing of state sequencer designs by allowing direct setting of output states for improved test coverage. The PRELOAD procedure (using DIP pin numbers) is as follows:

1. Raise  $V_{CC}$  to 5 V.
2. Disable output registers by setting pin 13 to  $V_{IH}$ . Set pin 1 to 0 V.
3. Apply  $V_{IL}/V_{IH}$  (as desired) to all registered outputs.
4. Pulse pin 6 to  $V_p$  (12 V), then back to 0 V.
5. Remove  $V_{IL}/V_{IH}$  from all registered outputs.
6. Lower pin 13 to  $V_{IL}$  to enable the registered outputs.
7. Verify for  $V_{OL}/V_{OH}$  at all registered outputs.



## Key to Timing Diagrams

WAVEFORM	INPUTS	OUTPUTS
	DON'T CARE; CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	NOT APPLICABLE	CENTER LINE IS HIGH IMPEDANCE STATE
	MUST BE STEADY	WILL BE STEADY

## Programming and Erasing

### -PALC20R8Z Series

The PALC20R8Z Series can be programmed on standard logic programmers. The PALC20R8Z Series may be erased by ultraviolet light when contained in the windowed package.


For erasure, the recommended ultraviolet light wavelength is 2537 Angstroms. The minimum dose required is 72,000 mW-sec/cm<sup>2</sup> (UV intensity x exposure time). For an ultraviolet lamp with a 20 mW/cm<sup>2</sup> power rating, the minimum exposure time would be  $72,000/20$  seconds = 60 minutes. The device needs to be within one inch of the lamp during erasure.

Permanent damage may result if the device is exposed to high-intensity UV light for an extended period of time. The recommended maximum dosage is 7258 W-sec/cm<sup>2</sup>.

Wavelengths of light less than 4000 Angstroms can partially erase the device in the windowed package. For this reason, an opaque label should be placed over the window, especially if the device will be exposed to sunlight or fluorescent lighting for extended periods of time.


**Logic Diagram  
DIP (FN, NL) Pinouts**

**20L8**




**5**

**Logic Diagram DIP (FN, NL) Pinouts 20R8**



**PAL20R8 Series**  
20L8, 20R8, 20R6, 20R4

**Logic Diagram DIP (FN, NL) Pinouts      20R6**



**Logic Diagram DIP (FN, NL) Pinouts 20R4**

